NeuFlow: A Runtime Reconfigurable Dataflow Processor for Vision


In this paper we present a scalable dataflow hardware architecture optimized for the computation of generalpurpose vision algorithms neuFlow and a dataflow compiler luaFlow that transforms high-level flow-graph representations of these algorithms into machine code for neuFlow. This system was designed with the goal of providing real-time detection, categorization and localization of objects in complex scenes, while consuming 10 Watts when implemented on a Xilinx Virtex 6 FPGA platform, or about ten times less than a laptop computer, and producing speedups of up to 100 times in real-world applications.
Wepresent an application of the system on street scene analysis, segmenting 20 categories on 500 375 frames at 12 frames per second on our custom hardware neuFlow.

Leave a Reply

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s